

98 Rec'd PCT/PTO 30 JAN 2002

PATENT APPLICATION

pre

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In the Application of

Yoichi HIJIKATA

Attn: PCT Branch

Application No.: 09/424,670 (PCT/JP99/01649)

Docket No.: 104824

Filed: May 11, 2000

For: MICROCOMPUTER, ELECTRONIC EQUIPMENT, AND DEBUGGING  
SYSTEM

RESUBMISSION OF PETITION

RECEIVED

Director of the U.S. Patent and Trademark Office  
Washington, D.C. 20231

ATTN: MR. PAUL BELL, PCT BRANCH

AUG 06 2003  
TECHNOLOGY CENTER R3700

Sir:

A national phase application based on International Application No. PCT/JP99/01649 was filed in the U.S. Patent and Trademark Office on November 29, 1999. The U.S. Patent and Trademark Office postcard acknowledgement of receipt identified this application with Application No. 09/424,670. A Notification of Missing Requirements was mailed on April 18, 2000, and identified the International Application No. as PCT/JP99/01649 with U.S. Application No. 09/424,670. A Declaration in response to the Notification was filed on May 11, 2000.

However, the U.S. Patent and Trademark Office now claims that it has no record of an application assigned Application No. 09/424,670.

A Petition which requested the U.S. Patent and Trademark Office review its records and determine the application number to be assigned to this application as filed on November 29, 1999 was filed on September 13, 2001 (copy of Petition and Office of Petitions stamped acknowledgment of receipt are attached). To date, no response has been received and, in fact, according to Mr. Paul Bell of the PCT Help Desk, there is no record of the Petition as filed.

The U.S. Patent and Trademark Office is requested to address this matter as soon as possible.

Respectfully submitted,




James A. Oliff  
Registration No. 27,075

Thomas J. Pardini  
Registration No. 30,411

JAO:TJP/jag  
Date: January 30, 2002

**OLIFF & BERRIDGE, PLC**  
**P.O. Box 19928**  
**Alexandria, Virginia 22320**  
**Telephone: (703) 836-6400**

DEPOSIT ACCOUNT USE AUTHORIZATION Please grant any extension Necessary for entry; Charge any fee due to our Deposit Account No. 15-0461
--



**PTO RECEIPT FOR FILING OF PAPERS**

The following papers have been filed:

**HAND CARRY TO: OFFICE OF PETITIONS**

Petition under 37 CFR 1.181, copies of application papers as filed 11/29/99, PTO postcard  
acknowledgment of receipt, Response to NOMR w/Dec, NOMR, and PTO stamped  
receipt.

**Name of Applicant:** Yoichi HIJIKATA

**Serial No.:** 09/424,670

**Atty. File No.:** 104824

**Title (New Cases):**

**Sender's Initials:** JAO/jag

**RECEIVED**

AUG 06 2003

TECHNOLOGY CENTER R3700

62/11

**RECEIVED**

SEP 13 2001

**OFFICE OF PETITIONS**

**PATENT OFFICE DATE STAMP**

**COPY TO BE STAMPED BY PATENT OFFICE  
AND RETURNED BY MESSENGER**

**PATENT APPLICATION**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Yoichi HIJIKATA

Attn: PCT Branch

Application No.: 09/424,670

Docket No.: 104824

Filed: May 11, 2000

For: MICROCOMPUTER, ELECTRONIC EQUIPMENT, AND DEBUGGING  
SYSTEM

**PETITION UNDER 37 C.F.R. 1.181**

Director of the U.S. Patent and Trademark Office  
Washington, D.C. 20231

Sir:

This Petition is a request to invoke the supervisory authority of the Commissioner to: 1) confirm that this application is pending in the U.S. Patent and Trademark Office; 2) identify the correct serial number for this application; and 3) issue an official filing receipt for this application.

**BACKGROUND INFORMATION**

A national phase application based on International Application No. PCT/JP99/01649 was filed in the U.S. Patent and Trademark Office on November 29, 1999. A copy of the papers as filed on November 29 is attached. In addition, a copy of the U.S. Patent and Trademark Office postcard acknowledgement of receipt is attached, which identifies this application with Application No. 09/424,670.

A Notification of Missing Requirements was mailed on April 18, 2000, and identified the International Application No. as PCT/JP99/01649 with U.S. Application No. 09/424,670. A Declaration in response to the Notification was filed on May 11, 2000. A copy of the April 18, 2000 Notification of Missing Requirements is attached, along with a copy of the Response (with Declaration) and the U.S. Patent and Trademark Office acknowledgement of receipt of our Response to the Notification (date stamped May 11, 2000).



To date, an official filing receipt has not been received, despite the filing of Status Inquiries on July 19, 2000, January 4, 2001, and May 23, 2001.

In an August 4, 2001 telephone conference with Mr. Paul Bell of the PCT Branch, Mr. Bell indicated that the U.S. Patent and Trademark Office had no record of Application No. 09/424,670. In an August 7, 2001 telephone conference with the Office of Initial Patent Examination, the U.S. Patent and Trademark Office indicated that there was no record of this application number. In a subsequent August 23, 2001 telephone conference

**RECEIVED**

AUG 06 2003

TECHNOLOGY CENTER R3700



with Mr. Bell, he indicated: 1) that there was no record of Application No. 09/424,670; and 2) a search by the PCT number revealed an application assigned Application No. 09/486,799. However, that application was assigned a March 2, 2000 filing date.

**RELIEF REQUESTED**

The U.S. Patent and Trademark Office is respectfully requested to review its records and determine the application number to be assigned to this application as filed on November 29, 1999. In addition, the U.S. Patent and Trademark Office is respectfully requested to issue an Official Filing Receipt.

The U.S. Patent and Trademark Office is authorized to debit Deposit Account No. 15-0461 in any amount necessary to effect filing of this Petition. However, in view of the facts outlined above, it is respectfully submitted that a petition fee is unnecessary.

In addition, the appropriate official of the U.S. Patent and Trademark Office is invited to contact the undersigned if any additional documentation is required.

Respectfully submitted,



James A. Oliff  
Registration No. 27,075

Thomas J. Pardini  
Registration No. 30,411

JAO:TJP/jag  
Date: September 13, 2001

**OLIFF & BERRIDGE, PLC**  
**P.O. Box 19928**  
**Alexandria, Virginia 22320**  
**Telephone: (703) 836-6400**

<p><b>DEPOSIT ACCOUNT USE AUTHORIZATION</b> Please grant any extension Necessary for entry; Charge any fee due to our Deposit Account No. 15-0461</p>
---

# PTO RECEIPT FOR FILING OF PAPERS

The following papers have been filed:

PCT International PCT Request # 104626, (\$840), 32 pp. spec/13 claims/abstract, 19 pages of drawings (figs 1-17C) IDS, PTO-1449 with 7 references

09/424670

Name of Applicant: Yoichi HIRAKATA

Serial No.: New U.S. National Stage of PCT/JP99/01649

Atty. File No.: 104824

Title (New Cases) MICROCOMPUTER ELECTRONIC EQUIPMENT, AND DEBUGGING SYSTEM

Sender's Initials: JAO:JJP/epb

520 Rec'd PCT/PTO 29 NOV 1999

209/20

**TRANSMITTAL LETTER TO THE  
UNITED STATES  
DESIGNATED/ELECTED OFFICE  
(DO/EO/US) CONCERNING A FILING  
UNDER 35 U.S.C. 371**

ATTORNEY'S DOCKET NUMBER  
104821

U.S. APPLICATION NO.  
(if known, sec 37 C.F.R.1.5)

INTERNATIONAL APPLICATION NO.  
PCT/JP99/01649

INTERNATIONAL FILING DATE  
March 31, 1999

PRIORITY DATE CLAIMED  
March 31, 1998

TITLE OF INVENTION  
MICROCOMPUTER, ELECTRONIC EQUIPMENT, AND DEBUGGING SYSTEM

APPLICANT(S) FOR DO/EO/US  
Yoichi HIJIKATA (Suwa-shi, Japan)

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☐ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
  - a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☒ has been transmitted by the International Bureau.
  - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US)
6. ☐ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
  - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ have been transmitted by the International Bureau.
  - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
  - d. ☐ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).

**Items 11. to 16. below concern other document(s) or information included:**

11. ☒ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☐ A FIRST preliminary amendment.  
☐ A SECOND or SUBSEQUENT preliminary amendment.
14. ☐ A substitute specification.
15. ☐ A small entity statement.
16. ☐ Other items or information:





### **Inventor Information**

Inventor One Given Name:: Yoichi  
Family Name:: HIJIKATA  
Name Suffix::  
City of Residence:: Suwa-shi  
State or Prov. of Residence::  
Country of Residence:: JAPAN  
Inventor Two Given Name::  
Family Name::  
Name Suffix::  
City of Residence::  
State or Prov. of Residence::  
Country of Residence::  
Inventor Three Given Name::  
Family Name::  
Name Suffix::  
City of Residence::  
State or Prov. of Residence::  
Country of Residence::  
Inventor Four Given Name::  
Family Name::  
Name Suffix::  
City of Residence::  
State or Prov. of Residence::  
Country of Residence::  
Inventor Five Given Name ::  
Family Name::  
Name Suffix::  
City of Residence::  
State or Prov. of Residence::  
Country of Residence::

### **Correspondence Information**

Name Line One:: Oliff & Berridge PLC  
Address Line One:: P.O. Box 19928  
City:: Alexandria  
State or Province:: VA  
Postal or Zip Code:: 22320  
Telephone:: (703) 836-6400  
Fax:: (703) 836-2787  
Electronic Mail:: commcenter@oliff.com

### **Application Information**

Title Line One:: MICROCOMPUTER, ELECTRONIC EQUIPMENT,  
Title Line Two:: AND DEBUGGING SYSTEM  
Title Line Three::  
Title Line Four::

Total Drawing Sheets:: 19  
Docket Number:: 104824

**Continuity Information**

>This application is a::  
Application One::  
Filing Date::  
Patent Number::  
which is a::  
>>Application Two::  
Filing Date::  
Patent Number::

**Prior Foreign Applications**

Foreign Application One:: 10-103720  
Filing Date:: March 31, 1998  
Country:: Japan  
Priority Claimed:: Yes  
Foreign Application Two::  
Filing Date::  
Country::  
Priority Claimed::  
Foreign Application Threeé::  
Filing Date::  
Country::  
Priority Claimed::

## PCT REQUEST

Draft (NOT for submission) - printed on 29.11.1999 06:11:14 PM

0	For receiving Office use only	
0-1	International Application No.	
0-2	International Filing Date	
0-3	Name of receiving Office and "PCT International Application"	
0-4	Form - PCT/RO/101 PCT Request Prepared using	PCT-EASY Version 2.90 (updated 15.10.1999)
0-5	Petition The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty	
0-6	Receiving Office (specified by the applicant)	Japanese Patent Office (RO/JP)
0-7	Applicant's or agent's file reference	EPPC-1791
I	Title of invention	MICROCOMPUTER, ELECTRONIC EQUIPMENT, AND DEBUGGING SYSTEM
II	Applicant	applicant only
II-1	This person is:	all designated States except US
II-2	Applicant for	Yoichi HIJIKATA
II-4	Name	c/o Seiko Epson Corporation
II-5	Address:	3-5, Owa 3-chome Suwa-shi, Nagano 392-8502 Japan
II-6	State of nationality	JP
II-7	State of residence	JP
II-8	Telephone No.	0266-52-3131
II-9	Facsimile No.	0266-58-3243
IV-1	Agent or common representative; or address for correspondence The person identified below is hereby/has been appointed to act on behalf of the applicant(s) before the competent International Authorities as:	agent
IV-1-1	Name (LAST, First)	INOUE, Hajime
IV-1-2	Address:	2nd Floor, Ogikubo TM Bldg., 26-13, Ogikubo 5-chome Suginami-ku, Tokyo 167-0051 Japan
IV-1-3	Telephone No.	03-5397-0891
IV-1-4	Facsimile No.	03-5397-0893
IV-2	Additional agent(s)	additional agent(s) with same address as first named agent
IV-2-1	Name(s)	FUSE, Yukio; OFUCHI, Michie

## PCT REQUEST

Draft (NOT for submission) - printed on 29.11.1999 06:11:14 PM

<b>V</b>	<b>Designation of States</b>		
<b>V-1</b>	Regional Patent (other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)	--	
<b>V-2</b>	National Patent (other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)	US	
<b>V-5</b>	<b>Precautionary Designation Statement</b> In addition to the designations made under items V-1, V-2 and V-3, the applicant also makes under Rule 4.9(b) all designations which would be permitted under the PCT except any designation(s) of the State(s) indicated under item V-6 below. The applicant declares that those additional designations are subject to confirmation and that any designation which is not confirmed before the expiration of 15 months from the priority date is to be regarded as withdrawn by the applicant at the expiration of that time limit.		
<b>V-6</b>	<b>Exclusion(s) from precautionary designations</b>	NONE	
<b>VI-1</b>	<b>Priority claim of earlier national application</b>		
VI-1-1	Filing date	31 March 1998 (31.03.1998)	
VI-1-2	Number	10-103720	
VI-1-3	Country	JP	
<b>VII-1</b>	<b>International Searching Authority Chosen</b>	Japanese Patent Office (JPO) (ISA/JP)	
<b>VIII</b>	<b>Check list</b>	number of sheets	electronic file(s) attached
VIII-1	Request	3	--
VIII-2	Description	20	--
VIII-3	Claims	4	--
VIII-4	Abstract	1	--
VIII-5	Drawings	17	--
VIII-7	TOTAL	45	
	<b>Accompanying items</b>	paper document(s) attached	electronic file(s) attached
VIII-8	Fee calculation sheet	✓	--
VIII-16	PCT-EASY diskette	--	diskette
VIII-18	Figure of the drawings which should accompany the abstract		
VIII-19	Language of filing of the international application	English	
<b>IX</b>	<b>Signature of applicant or agent</b>		
IX-1	Name (LAST, First)		
IX-2	Capacity		

## FOR RECEIVING OFFICE USE ONLY

10-1	Date of actual receipt of the purported international application	
------	---	--

**PCT REQUEST**

Draft (NOT for submission) - printed on 29.11.1999 06:11:14 PM

10-2	Drawings:	
10-2-1	Received	
10-2-2	Not received	
10-3	Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application	
10-4	Date of timely receipt of the required corrections under PCT Article 11(2)	
10-5	International Searching Authority	ISA/JP
10-6	Transmittal of search copy delayed until search fee is paid	

**FOR INTERNATIONAL BUREAU USE ONLY**

11-1	Date of receipt of the record copy by the International Bureau	
------	--	--

# Microcomputer, Electronic Equipment, and Debugging System

## Technical Field

The present invention relates to a microcomputer and also to  
5 electronic equipment and a debugging system comprising the same.

## Background of Art

There has recently been increasing demand for the  
incorporation of microcomputers that are capable of implementing  
10 high-level information processing into electronic equipment such  
as game machines, car navigation systems, printers, and portable  
information terminals. Such a thus-incorporated microcomputer is  
usually mounted on a user board called a target system. A software  
development support tool called an in-circuit emulator (ICE) is  
15 widely used for supporting the development of software to be used  
in the target system.

The CPU-switching type of ICE shown in Fig. 1A is the most  
common type of this kind of ICE used in the art. With this CPU-  
switching ICE, a microcomputer 302 is removed from a target system  
20 300 during debugging, and a probe 306 of a debugging tool 304 is  
connected thereto instead. This debugging tool 304 emulates the  
operation of the removed microcomputer 302. The debugging tool 304  
can also perform various processes necessary for debugging.

However, this CPU-switching ICE has disadvantages in that  
25 there is a large number of pins on the probe 306 and cables 308 of  
the probe 306. It is therefore difficult to emulate the operation  
of the microcomputer 302 at high frequencies (the limit is at  
approximately 33 MHz, by way of example). It is also difficult to

design the target system 300. Furthermore, the operating environment of the target system 300 (signal timings and load conditions) changes between when the microcomputer 302 is installed and is operating as designed and when in debugging mode when the debugging tool 304 is emulating the operation of the microcomputer 302. This CPU-switching ICE also has problems in that, if a different microcomputer is used, even if it is a modified version thereof, it is necessary to use a debugging tool of a different design and a probe in which the numbers and positions of the pins are different.

A known method of solving these disadvantages of such the CPU-switching ICE is an ICE in which debugging pins and functions for implementing the same functions as those of the ICE are installed on a mass-produced chip. This type of ICE with mounted debugging functions usually has a user mode and a debugging mode. A user program is executed in user mode and a debugging program is executed in debugging mode.

With a microcomputer having a user mode and a debugging mode, it can happen during debugging that a user program runs away or gets stuck in an infinite loop while it is executing. In such a case, means for forcibly switching from user mode to debugging mode is necessary. For that reason, a forced break function is provided, and a dedicated external terminal for implementing this forced break is usually also provided.

If an external input terminal for implementing such a forced break is provided, the number of pins on the package increases. It is, however, preferable to have as few terminals as possible that are necessary only for debugging and are not necessary for the end user.

It is also essential with this type of ICE with mounted debugging functions to communicate with external components (such as hardware other than the chip). However, communications with an external debugging tool are used only in debugging mode. This means  
5 that such communications terminals are not used in user mode.

Since terminals for inputting forced breaks and terminals used only in debugging mode are unnecessary for the end user, it is preferable to have as few of them as possible.

#### 10 Disclosure of Invention

The present invention was devised in the light of the above technical concerns and has as an objective thereof the provision of a microcomputer that has a reduced number of terminals that are unnecessary to the end user, such as a terminals for inputting forced  
15 breaks and terminals used only in a debugging mode, in a type of ICE that has debugging pins and functions mounted on a mass-produced chip, together with electronic equipment and a debugging system that comprises the same.

To solve the above described technical problems, the present  
20 invention relates to a microcomputer having a user mode and a debugging mode, the microcomputer comprising: a central processing unit formed to be switchable between the user mode and the debugging mode, for executing instructions in each of the user mode and the debugging mode; and switching means for switching the central  
25 processing unit from the user mode to the debugging mode when a forced break is input through a terminal that is not used in the user mode.

A forced break in this context forcibly causes a transition from the user mode to the debugging mode.



In this aspect of the invention, a terminal that is not used in the user mode could be a terminal that is used only in the debugging mode for inputting a forced break, by way of example. Since it is therefore not necessary to provide a dedicated terminal for forced  
5 break, the number of terminals of the microcomputer can be reduced and it is possible to ensure that a larger number of terminals can be utilized by the user.

In another aspect of the present invention, the microcomputer has an on-chip debugging function and comprises a debugging terminal  
10 connected to a communications line for transferring debugging information, that is used for on-chip debugging, to and from an external debugging tool; and a forced break is input through the debugging terminal.

With a microcomputer having an on-chip debugging function,  
15 it is usually necessary to communicate with external components (hardware other than the chip). However, data is transferred to and from an external debugging tool only in the debugging mode, so such a debugging terminal is not used when in the user mode.

Since the input of a forced break is for switching from the  
20 user mode to debugging mode, it occurs only in the user mode.

Since the input of debugging information and the input of a forced break occur in different modes, they can be clearly differentiated even if the same terminal is used therefor, causing no confusion.

25 Since the present invention ensures that a terminal that is necessary during on-chip debugging and a terminal for inputting a forced break is used in common, it is possible to ensure that a larger number of terminals can be utilized by the user.

In a further aspect of the present invention, the microcomputer comprises: a first monitor means for transferring data to and from a second monitor means, determining a primitive command to be executed according to the data received from the second monitor means, and executing the determined primitive command, the second monitor means being provided outside the microcomputer for converting a debugging command into at least one primitive command; and the debugging terminal connected to a single communications line for transferring the data in a half-duplex bidirectional manner,

the central processing unit executes a user program when in the user mode and executes the primitive command when in the debugging mode, and

the switching means switches the central processing unit from the user mode to the debugging mode when a forced break is input through the debugging terminal.

In this aspect of the invention, a second monitor means provided outside the microcomputer performs processing to convert (parse) debugging commands that have been developed by a host system or the like, into primitive commands. A first monitor means receives data from this second monitor means and executes primitive commands that are determined according to this received data. With this aspect of the invention, it is no longer necessary to ensure that a monitoring program for executing the processing of the first monitor means has complicated routines for executing debugging commands. This makes it to greatly reduce the instruction code size of the monitor program, thus implementing an on-chip debugging function that has a small hardware scale.

The number of debugging terminals of the microcomputer can

also be reduced, which tends to reduce the cost of the microcomputer.

Yet another aspect of the present invention further comprises means for holding a terminal for the input of a forced break at a first level which is either one of high and low, during a state in which no external debugging tool is connected, wherein the central processing unit starts execution in the user mode when the terminal for inputting the forced break is at the first level at a time of reset, or starts execution in the debugging mode when the terminal for inputting the forced break is not at the first level at a time of reset.

In this aspect of the invention, the terminal is held at the first level that is either high or low when no external debugging tool is connected. Therefore, if the configuration is such that the level of the terminal for the input of a forced break goes to the opposite level from the first level, by connecting this debugging terminal, it is possible to determine whether operation is to start in the user mode or the debugging mode, from the state of the terminal at a time of reset.

Since the mode is to be debugging when an external debugging tool is connected, it is preferable that execution starts in the debugging mode at a time of reset in such a case. If no debugging tool is connected, it is preferable that execution starts in the user mode, without the user being aware of any difference.

This aspect of the invention has a simple configuration that detects whether the debugging terminal is high or low, so that execution can start in the appropriate mode at a time of reset, without the user being aware of any difference.

Electronic equipment in accordance with another aspect of the

present invention comprises any of the above described microcomputers; an input source of data that is to be a processing object of the microcomputer; and an output device for outputting data that has been processed by the microcomputer.

5       This makes it possible to be more efficient in the debugging operations such as programs for operating the electronic equipment, shortening the development time of the electronic equipment and reducing the cost thereof.

10       A final aspect of the present invention relates to a debugging system for a target system including a microcomputer, the debugging system comprising: a second monitor means for performing processing for converting a debugging command developed by a host system into at least one primitive command; a first monitor means for transferring data to and from the second monitor means, determining  
15       a primitive command to be executed according to the data received from the second monitor means, and executing the determined primitive command; a central processing unit formed to be switchable between a user mode and a debugging mode, for executing the primitive command in the user mode; a debugging terminal provided on a chip including the central processing unit and connected to a single communications line for transferring the data in a half-duplex bidirectional manner; and switching means for switching the central processing unit from the user mode to the debugging mode when a forced break is input through the debugging terminal.

25       With this aspect of the invention, the instruction code size of a monitor program for executing the processing of the first monitor means can be greatly reduced. This makes it possible to increase the number of terminals and the memory region that can be

freely utilized by the user. In addition, it is also possible to provide a debugging system that enables debugging in an environment that is the same as that of the target system in actual operation.

## 5    Brief Description of Drawings

Fig. 1 shows an example of a CPU-switching ICE;

Figs. 2A and 2B illustrate a characteristic of the present invention;

Fig. 3 is a timing chart of the relationship between the input  
10 of a forced break and the state of the SIOD terminal;

Figs. 4A and 4B illustrate a second characteristic of the present invention;

Figs. 5A and 5B illustrate the relationship between the state of the SIOD terminal and the start mode at reset;

15 Fig. 6 illustrates a third characteristic of the present invention;

Fig. 7 is a functional block diagram of an example of the structure of the microcomputer and debugging system of the present embodiment;

Fig. 8 shows the memory map in debugging mode;

Figs. 9A to 9D illustrate the processing involved in the conversion (parsing) of debugging commands into primitive commands;

Fig. 10 is a functional block diagram of an example of the structure of the SIO;

25 Fig. 11 is a functional block diagram of an example of the structure of the debugging tool;

Figs. 12A to 12C illustrate communication methods between the mini monitor section and the main monitor section;

Fig. 13 illustrates the transition from user program run mode to debugging mode;

Fig. 14 is a flowchart of details of the processing of the present embodiment;

5 Fig. 15 is another flowchart of details of the processing of the present embodiment;

Figs. 16A to 16C show internal block diagram of various items of electronic equipment; and

10 Figs. 17A to 17C shows external views of the electronic equipment.

#### Best Mode for Carrying Out the Invention

Preferred embodiments of the present invention are described below with reference to the accompanying drawings.

15

#### 1. Characteristics of the present embodiment

Characteristics of the present embodiment will first be described with reference to Figs. 2A and 2B. Each of Figs. 2A and 2B shows a microcomputer 10 having a user mode and a debugging mode,  
20 connected to a debugging tool 14.

The microcomputer 10 comprises a central processing unit (CPU) 12, an on-chip debugging section 13, a forced break control section 15, and a clock generation section 17. The on-chip debugging section 13 transfers debugging information to and from the debugging tool  
25 14 when in a debugging mode, and executes a debugging program to perform various types of debugging.

The microcomputer 10 has an SIOD 16 and a BCLK 18 as debugging terminals. The SIOD 16 accepts the input of a forced break signal

when in user mode, and transfers debugging information to and from the debugging tool 14 by start-stop synchronization when in debugging mode. The BCLK 18 is supplied from the clock generation section 17 and is used as a synchronization clock for start-stop  
5 synchronization.

Incidentally, communication with the external debugging tool 14 is done only in debugging mode; these debugging terminals are not used when in user mode. On the other hand, the input of a forced break occurs only in user mode, for input for switching from user  
10 mode to debugging mode.

Therefore, the forced break control section 15 judges that a forced break has been input when a signal is received in user mode, and performs processing to switch the CPU 12 from user mode to debugging mode (see Fig. 2A). When such a signal is received in  
15 debugging mode, it is judged to be on-chip debugging information and that debugging information is output to the on-chip debugging section 13 (see Fig. 2B).

Since the transfer of debugging information and the input of a forced break occur only in different modes, there is no confusion  
20 even although the same terminal is used in common therefor, as shown in Figs. 2A and 2B.

In the present embodiment, the SIOD 16 is configured to function as a terminal for inputting a signal for a forced break when in user mode, as shown in Fig. 2A, and to function as a terminal  
25 for the transfer of debugging information in debugging mode, as shown in Fig. 2B.

Thus the number of terminals necessary during debugging can be reduced, making it possible to ensure that a larger number of

terminals can be utilized by the user.

A timing chart of the relationship between the input of a forced break and the state of the SIOD terminal is shown in Fig. 3.

Reference number 16' denotes the SIOD output state on the debugging tool 14 side and reference number 16 denotes the SIOD input state on the microcomputer side. A high-level signal is output from the debugging tool side when in user mode, but a low-level pulse is output by the input of a forced break from the outside (222). This low-level pulse is received by the microcomputer and user mode switch to debugging mode (228).

After the debugging tool 14 side has output a high-level signal (224) for a constant-period, the communication of debugging information starts under start-stop synchronization.

A second characteristic of the present embodiment will now be described with reference to Figs. 4A and 4B. When no debugging tool is connected to the microcomputer 10, the SIOD terminal is kept at high to pull it up, as shown in Fig. 4A. However, the SIOD terminal 16 can be set to any level (either high or low) by connecting the debugging tool 14 as shown in Fig. 4B.

In the present embodiment, a low-level signal is output from the debugging tool 14 to force the SIOD terminal 16 low, by connecting the debugging tool 14 to the microcomputer 10.

The relationship between the state of the SIOD terminal and the initial mode at reset will now be described with reference to Figs. 5A and 5B.

When the SIOD is high at the rise of a user RESET signal (230), as shown in Fig. 5A, the microcomputer starts operating in user mode (232).



When the SIOD is low at the rise of the user RESET signal (234), as shown in Fig. 5B, the microcomputer starts operating in debugging mode (236). Therefore, the microcomputer shifts to debugging mode (238) and the debugging tool side outputs a high-level signal (240) for a constant-period, then starts communicating debugging information under start-stop synchronization (242).

It is therefore possible to start execution in the appropriate mode at reset, without the user being aware of any difference, with a simple configuration that detects whether the SIOD is high or low at user reset.

A third characteristic of the present embodiment of the invention will now be described. This case is equivalent to the on-chip debugging section 13 of Figs. 2A and 2B in case that it has a function equivalent to a mini monitor section 314 which will be described below.

As shown in Fig. 6, the microcomputer 10 of the present embodiment comprises the central processing unit (CPU) 12 and a mini monitor section (first monitor means) 314. In addition, a main monitor section (second monitor means) 316 is provided outside the microcomputer 10. The main monitor section 316 performs processing to convert (parse) debugging commands developed by a host system, for example, into primitive commands. In addition, the mini monitor section 314 transfers data to and from the main monitor section 316. The mini monitor section 314 determines the primitive commands to be executed, based on the data received from the main monitor section 316, and performs processing for executing those primitive commands.

In this case, commands such as program load, GO, step execution,

memory write, memory read, internal register write, internal register read, breakpoint setting, or breakpoint release could be considered as the debugging commands that are the object of the conversion processing performed by the main monitor section 316.

5 The main monitor section 316 executes processing to convert diverse, complicated debugging commands, such as GO, write (a write to a given address on the memory map, when in debugging mode), and read (a read from a given address on the memory map), into simple primitive commands. Such a configuration makes it possible to greatly reduce  
10 the instruction code size of the mini monitor program run by the mini monitor section 314. This enables the execution of an on-chip debugging function for the microcomputer 10.

A conventional debugging program comprises all the processing routines for debugging commands, such as program load, GO, and step  
15 execution, making it necessary to provide a large memory therefor and thus making it difficult to install in a microcomputer.

However, the mini monitor program run by the mini monitor section 314 of the present invention only has processing routines containing simple primitive command such as GO, write, and read,  
20 making the instruction code size thereof extremely small (256 bytes, for example). This means that the mini monitor program can be installed in the microcomputer 10, enabling the implementation of an on-chip debugging function. Further, any reduction of the memory region that can be used freely by the user, can be restrained to  
25 minimum or even to zero.

## 2. Detailed Structural Example

A detailed example of the structure of the microcomputer and

debugging system of the present embodiment is shown in Fig. 7. As shown in Fig. 7, a microcomputer 20 comprises a CPU 22, a bus control unit (BCU) 26, internal memory (internal ROM and internal RAM other than a mini monitor ROM 42 and a mini monitor RAM 44) 28, a clock generation section 30, a mini monitor section 40 (first monitor means), and a trace section 50.

In this case, the CPU 22 executes various instructions and comprises internal registers 24. The internal registers 24 comprise general-purpose registers R0 to R15 as well as a stack pointer (SP) register, a higher arithmetic register (AHR) for storing sum-of-products result data, and a lower arithmetic register (ALR) for storing sum-of-products result data, which are special registers. Note that the CPU 22 has a user mode and a debugging mode and is configured to switch from user mode to debugging mode on the input of a forced break from a forced break control section 49 through a line 51.

A BCU 26 controls buses. For example, it controls a bus 31 of a Harvard architecture connected to the CPU 22, a bus 32 connected to internal memory 28, an external bus 33 connected to external memory 36, and an internal bus 34 connected to components such as the mini monitor section 40 and the trace section 50. The clock generation section 30 generates the various clock signals used within the microcomputer 20. The clock generation section 30 also supplies a clock signal to the debugging tool 60 through the BCLK.

The mini monitor section 40 comprises the mini monitor ROM 42, the mini monitor RAM 44, a control register 46, an SIO 48, and the forced break control section 49.

In this case, a mini monitor program is stored in the mini

monitor ROM 42. The mini monitor program in the present embodiment executes only simple primitive commands such as GO, read, and write. Thus the memory capacity of the mini monitor ROM 42 can be restrained to about 256 bytes, by way of example, and thus the microcomputer  
5 20 can be made more compact while still retaining an on-chip debugging function.

The contents of the internal registers 24 of the CPU 22 are saved to the mini monitor RAM 44 at a transition to debugging mode (when a break occurs in a user program). This ensures that the  
10 execution of the user program can restart correctly after debugging mode ends. Reading and other manipulation of the contents of these internal registers can be implemented by primitive commands within the mini monitor program, such as a read command.

The control register 46 is a register for controlling the  
15 various debugging processes, and contains a step execution enable bit, a break enable bit, a break address bit, and a trace enable bit, and the like. The CPU 22 operating in accordance with the mini monitor program can implement the various debugging processes by writing data to the bits of the control register 46 and reading data  
20 from those bits.

The SIO 48 controls debugging data that is transferred to and from the debugging tool 60 that is provided outside the microcomputer  
20.

The forced break control section 49 and the debugging tool  
25 60 are connected by the SIOD (data transfer line) which inputs a forced break and transfers debugging information.

The forced break control section 49 judges that a forced break has been input, on receiving a signal through the SIOD in user mode,

and sends a signal through the line 51 for switching the CPU 12 from user mode to debugging mode. In case it receives a signal when in debugging mode, it judges it to be debugging information and perform processing to output that debugging information to the SIO 48.

5     The trace section 50 implements a real-time trace function. The trace section 50 and the debugging tool 60 are connected by four lines: a 3-bit DST [2:0] indicating the state of instruction execution at the CPU 22 and a DPCO indicating the program counter (PC) of the branch destination.

10     The debugging tool 60 comprises a main monitor section 62 and is connected to a host system 66 implemented by a personal computer or the like. The host system 66 issues debugging commands such as program load and step execution in answer to the user's operation, and the main monitor section 62 converts (pares) those debugging  
15     commands into primitive commands. When the main monitor section 62 sends data directing the execution of primitive commands to the mini monitor section 40, the mini monitor section 40 executes the directed primitive commands.

20     An example of the memory map in debugging mode is shown in Fig. 8. The addresses of the control register 46, the mini monitor RAM 44, and the mini monitor ROM 42, shown in Fig. 7, are allocated on the memory map when in debugging mode, as shown at D1, D2, and D3 in Fig. 8.

### 25     3.     Conversion to Primitive Commands

The conversion of various debugging commands into primitive commands is shown schematically in Figs. 9A to 9D.

Assume, by way of example, that a debugging command is issued

to load 12-byte program data (ADD..., SUB..., AND..., OR..., XOR..., LD.W...) to an address 80010h, as shown in Fig. 9A. In this case, this program load command is converted into three primitive write commands: write (80010h, ADD..., SUB), write (80014h, AND..., OR...), and write (80018h, XOR..., LD.W...). In other words, the mini monitor program implements a program load command by executing these three primitive write commands.

Assume that a debugging command that is a step execution command is issued, as shown in Fig. 9B. When this happens, this step execution command is converted into a write command with respect to the step execution enable bit of the control register 46 of Fig. 7 (a write command to the address at D1 in Fig. 8) and a GO command. In other words, the mini monitor program executes these primitive write and GO commands so that the step execution command is implemented.

Assume that a debugging command that is an internal register read command is issued, as shown in Fig. 9C. When this happens, this internal register read command is converted into a read command from the mini monitor RAM (the save destination of the contents of the internal registers) on the memory map (a read command from the address at D2 in Fig. 8). In other words, the mini monitor program executes this primitive read command so that an internal register read command is implemented. An internal register write command, a memory read command, and a memory write command are all implemented in a similar fashion.

Finally, assume that a debugging command that is a breakpoint setting command is issued, as shown in Fig. 9D. When this happens, this breakpoint setting command is converted into write commands

to the break enable bit and break address bit of the control register 46. In other words, the mini monitor program executes these primitive write commands so that a breakpoint setting command is implemented.

In the thus-configured embodiment, complicated, diverse debugging commands can be converted into simple and primitive read, write, and GO commands. In addition, the instruction code size of the mini monitor program is extremely small, because only these primitive read, write, and GO commands need be executed. As a result, the memory capacity of the mini monitor ROM 42 can be made small and an on-chip debugging function can be implemented within a compact hardware structure.

#### 4. Structural Example of SIO

An example of the structure of the SIO 48 is shown in Fig. 10. The SIO 48 comprises a transmission buffer 70, a shift register 76, a send/receive switching section 78, a clock control section 80, and a control register 84.

In this case, the transmission buffer 70 holds send data and receive data temporarily, and comprises a send buffer 72 and a receive buffer 74. The shift register 76 has the functions of converting send data from the send buffer 72 from parallel data into serial data, then outputting it to the send/receive switching section 78. It also has the functions of converting receive data from the send/receive switching section 78 from serial data into parallel data, then outputting it to the receive buffer 74. The send/receive switching section 78 switches between sending and receiving data. This enables half-duplex data transfer, using the SIOD.

The clock control section 80 uses an incorporated clock division circuit 82 to divide BCLK and output a sampling clock SMC1 obtained by this division to the shift register 76. The operation of the shift register 76 is based on this SMC1. Since the BCLK is also supplied to the debugging tool 60, the BCLK can be used in common by the microcomputer 20 and the debugging tool 60.

The division ratio of the clock division circuit 82 is set by the control register 84. In other words, the mini monitor program executed by the CPU 22 can set the division ratio of the clock division circuit 82 by writing a predetermined division ratio to the control register 84.

## 5. Structural Example of Debugging Tool

An example of the structure of the debugging tool 60 is shown in Fig. 11.

A CPU 90 executes a program stored in a ROM 108, providing overall control of the debugging tool 60. A send/receive switching section 92 switches between the transmission and reception of data. A clock control section 94 controls a clock signal supplied to the SCLK terminals of the CPU 90, an address incrementer 100, and a trace memory 104. The BCLK from the microcomputer 20 (the SIO 48) is input to this clock control section 94. The clock control section 94 comprises a frequency detection circuit 95 and a clock division circuit 96. The frequency detection circuit 95 detects the frequency range to which the BCLK belongs, then outputs the result to a control register 98. In addition, the division ratio of the clock division circuit 96 is controlled by the control register 98. In other words, a main monitor program executed by the CPU 90 (stored in a main



monitor ROM 110) reads out the frequency range of the BCLK from the control register 98. The main monitor program determines the optimal division ratio corresponding to this frequency range, and writes that division ratio to the control register 98. The clock division  
5 circuit 96 divides BCLK by this division ratio to generate SMC2, which it outputs to the SCLK terminal of the CPU 90.

The address incrementer 100 increments the address in, the trace memory. A selector 102 selects either one of a line 122 (the address output by the address incrementer 100) or a line 124 (an  
10 address from an address bus 120), to output data to an address terminal of the trace memory 104. Another selector 106 selects either one of a line 126 (DST [2:0] and DPCO, which are output by the trace section 50 of Fig. 3) or a line 128 (a data bus 118), to output data to a data terminal of the trace memory 104 or extract data from that  
15 data terminal.

The ROM 108 comprises the main monitor ROM 110 (equivalent to the main monitor section 62 of Fig. 3), and a main monitor program is stored in the main monitor ROM 110. This main monitor program performs processing for converting debugging commands into  
20 primitive commands, as described previously with respect to Figs. 5A to 5D. A RAM 112 acts as a work area for the CPU 90.

An RS232C interface 114 and a parallel interface 116 function as interfaces to the host system 66 of Fig. 1, so that debugging commands from the host system 66 are input to the CPU 90 through  
25 these interfaces. A clock generation section 118 generates the clock that activates the CPU 90.

## 6. Data Transfer

A method by which TXD (transmission) and RXD (reception) lines are separately provided and communication is full-duplex could be considered for the communication of debugging data between the mini monitor section 40 and the main monitor section 62, as shown in Fig.

5 12A.

However, note that if two lines (terminals) are used for communication of this debugging data, the number of terminals (number of pins) of the microcomputer would be increased thereby, leading to an increase in the cost of the microcomputer.

10 In the present embodiment, a single TXD/RXD line (bidirectional communications line) is provided between the mini monitor section 40 and the main monitor section 62, as shown in Fig. 12B, and half-duplex bidirectional communication is performed. Note that, in the present embodiment, this line is also used as the SIOD  
15 for the input of a forced break. This means that the increase in the number of terminals of the microcomputer can be restrained to a minimum, lowering the cost of the microcomputer.

Furthermore, as shown in Fig 12C, when the condition is such that the mini monitor section 40 that is acting as a slave has  
20 received data from the main monitor section 62 that is acting as master, it performs processing corresponding to that receive data and sends response data in answer to that receive data back to the main monitor section 62. In other words, when the main monitor section 62 sends data (commands) to the mini monitor section 40,  
25 the mini monitor section 40, which is in a wait state, receives the data and performs processing in accordance with the thus received data. The data (reply) in response to the receive data is sent to the main monitor section 62. Subsequently, the mini monitor section

40 goes into the wait state until data is again received from the main monitor section 62. In other words, the operation of the mini monitor section 40 is halted until data is received from the main monitor section 62, and operation starts on the condition that data has been received. This configuration makes it possible to transfer data in a suitable manner between the mini monitor section 40 and the main monitor section 62, which using a single communications line.

## 7. Detailed Processing Example of Mini Monitor Section

The description now turns to a detailed example of the processing of the mini monitor section.

If a break is generated while a user program is running, the processing of the mini monitor program starts and a CPU changes from user program execution mode to debugging mode, as shown in Fig. 13. When the mini monitor program processes a given command and executes a return instruction, the CPU returns from debugging mode to user program run mode.

Flowcharts of the processing of the mini monitor program in debugging mode are shown in Figs. 14 and 15.

When debugging mode is activated, the mini monitor program first saves the contents of the internal registers 24 of the CPU 22 of Fig. 7 in the monitor RAM 44 (step S1). The control register 46 used by the mini monitor program is then set (step S2).

14-byte data received from the debugging tool 60 is written to the receive buffer 74 of Fig. 10 (step S3). The first one byte of data in the receive buffer 74 (command identification data ID) is checked (step S4).

If the ID indicates a read command, as shown in Fig. 13, a read address is fetched from the receive buffer 74 (steps S5 and S6). Data is then read from the thus-fetched read address, and is written to the send buffer 72 (step S7). The data in the send buffer  
5 72 is then sent to the debugging tool 60 (step S8). The processing returns to step S3 of Fig. 14 and the next receive data is written to the receive buffer 74.

If the ID indicates a write command, a write address is fetched from the receive buffer 74 (steps S9 and S10). Write data is then  
10 fetched from the receive buffer 74 and is written to the write address obtained in step S10 (step S11).

If the ID indicates an external routine jump command, the routine's address is fetched from the receive buffer 74 (steps S12 and S13). After the jump to the external routine, processing returns  
15 to the mini monitor program (step S14).

If the ID indicates a GO command, the data saved to the mini monitor RAM 44 is restored to the internal registers 24 (steps S15 and S16). Control then returns to the user program shown in Fig. 13 and debugging mode is canceled (step S17).

20 If the ID indicates that this is neither a read, write, external routine jump, nor GO command, on the other hand, the system judges that processing is not necessary (steps S15 and S18). Dummy data is then written to the send buffer 72 (step S19). Note that the processing of data fill commands is omitted from Fig. 15.

25 As described above, the configuration is such that primitive commands obtained by converting debugging commands are executed by the mini monitor program.

## 8. Electronic Equipment

The description now turns to electronic equipment comprising the microcomputer of the present embodiment.

An internal block diagram of a car navigation system that is one example of such electronic equipment is shown in Fig. 16A and an external view thereof is shown in Fig. 17A. A remote controller 510 is used to operate this car navigation system and the position of the vehicle is detected by a position detection section 520 based on information from GPS or gyroscope. Maps and other information are stored in a CD-ROM 530 (information storage medium). An image memory 540 functions as a work area during image processing, and the thus generated images are displayed to the driver by an image output section 550. A microcomputer 500 inputs data from data input sources such as the remote controller 510, the position detection section 520, and the CD-ROM 530, performs various operations thereon, then uses an output device such as the image output section 550 to output the data after the processing.

An internal block diagram of a game machine that is another example of such electronic equipment is shown in Fig. 16B and an external view thereof is shown in Fig. 17B. Using an image memory 590 as a work area, this game machine generates game images and sounds based on the player's operating information from a game controller 560, a game program from a CD-ROM 570, and player information from an IC card 580, and outputs them by using an image output section 610 and a sound output section 600.

An internal block diagram of a printer that is a further example of such electronic equipment is shown in Fig. 16C and an external view thereof is shown in Fig. 17C. Using a bit map memory 650 as

a work area, this printer generate print images based on operating information from an operating panel 620 and character information from a code memory 630 and font memory 640, and outputs them by using a print output section 660. A display panel 670 is used for conveying  
5 the current state and mode of the printer to the user.

The microcomputer or debugging system in accordance with the present embodiment makes it possible to simplify the development and reduce the development time of user programs that cause the operation of the items of electronic equipment shown in Figs. 16A  
10 to 17C. Since it also makes it possible to debug user programs in an environment that is the same as that in which the microcomputer operates, the reliability of this electronic equipment can also be increased. The hardware of the microcomputer installed into this electronic equipment can be made more compact and less expensive,  
15 leading to a reduction of the cost of the electronic equipment itself. Since the instruction code size of the mini monitor program is also small, the memory area used by the user for storing programs and various data is completely untouched thereby.

Note that the electronic equipment to which the microcomputer  
20 of the present embodiment can be applied is not limited to those described in the above examples, and thus it could be any of a portable telephone (cellularphone), a PHS, a pager, audio equipment, an electronic organizer, an electronic tabletop calculator, a POS terminal, a device provided with a touch panel, a projector, a  
25 dedicated wordprocessor, a personal computer, a television set, or a view-finder or direct monitor type of video tape recorder, by way of example.

Note also that the present invention is not limited to the

embodiments described herein, and various modifications can be conceived within the scope of the invention.

## CLAIMS

1. A microcomputer having a user mode and a debugging mode, said microcomputer comprising:

5 a central processing unit formed to be switchable between said user mode and said debugging mode, for executing instructions in each of said user mode and said debugging mode; and

switching means for switching said central processing unit from said user mode to said debugging mode when a forced break is

10 input through a terminal that is not used in said user mode.

2. The microcomputer as defined in claim 1, wherein:

said microcomputer has an on-chip debugging function and comprises a debugging terminal connected to a communications line for transferring debugging information, that is used for on-chip

15 debugging, to and from an external debugging tool; and

a forced break is input through said debugging terminal.

3. The microcomputer as defined in claim 2, wherein:

20 said microcomputer comprises a first monitor means for transferring data to and from a second monitor means, determining a primitive command to be executed according to said data received from said second monitor means, and executing the determined primitive command, said second monitor means being provided outside

25 said microcomputer for converting a debugging command into at least one primitive command;

a single communications line for transferring said data in a half-duplex bidirectional manner is connected to said debugging



terminal;

said central processing unit executes a user program when in said user mode and executes said primitive command when in said debugging mode; and

5        said switching means switches said central processing unit from said user mode to said debugging mode when a forced break is input through said debugging terminal.

4.     The microcomputer as defined in claim 1, further comprising:

10       means for holding a terminal for the input of a forced break at a first level which is either one of high and low, during a state in which no external debugging tool is connected,

      wherein said central processing unit starts execution in said user mode when said terminal for inputting said forced break is at  
15    said first level at a time of reset, or starts execution in said debugging mode when said terminal for inputting said forced break is not at said first level at a time of reset.

5.     The microcomputer as defined in claim 2, further comprising:

20       means for holding a terminal for the input of a forced break at a first level which is either one of high and low, during a state in which no external debugging tool is connected,

      wherein said central processing unit starts execution in said user mode when said terminal for inputting said forced break is at  
25    said first level at a time of reset, or starts execution in said debugging mode when said terminal for inputting said forced break is not at said first level at a time of reset.

6. The microcomputer as defined in claim 3, further comprising:  
means for holding a terminal for the input of a forced break  
at a first level which is either one of high and low, during a state  
in which no external debugging tool is connected,

5 wherein said central processing unit starts execution in said  
user mode when said terminal for inputting said forced break is at  
said first level at a time of reset, or starts execution in said  
debugging mode when said terminal for inputting said forced break  
is not at said first level at a time of reset.

10 7. Electronic equipment comprising:  
the microcomputer of claim 1;  
an input source of data that is to be a processing object of  
said microcomputer; and

15 an output device for outputting data that has been processed  
by said microcomputer.

8. Electronic equipment comprising:  
the microcomputer of claim 2;

20 an input source of data that is to be a processing object of  
said microcomputer; and

an output device for outputting data that has been processed  
by said microcomputer.

25 9. Electronic equipment comprising:  
the microcomputer of claim 3;

an input source of data that is to be a processing object of  
said microcomputer; and

an output device for outputting data that has been processed  
by said microcomputer.

10. Electronic equipment comprising:

5 the microcomputer of claim 4;

an input source of data that is to be a processing object of  
said microcomputer; and

an output device for outputting data that has been processed  
by said microcomputer.

10

11. Electronic equipment comprising:

the microcomputer of claim 5;

an input source of data that is to be a processing object of  
said microcomputer; and

15 an output device for outputting data that has been processed  
by said microcomputer.

12. Electronic equipment comprising:

the microcomputer of claim 6;

20 an input source of data that is to be a processing object of  
said microcomputer; and

an output device for outputting data that has been processed  
by said microcomputer.

25 13. A debugging system for a target system including a  
microcomputer, said debugging system comprising:

a second monitor means for performing processing for  
converting a debugging command developed by a host system into at

least one primitive command;

a first monitor means for transferring data to and from said second monitor means, determining a primitive command to be executed according to said data received from said second monitor means, and  
5 executing the determined primitive command;

a central processing unit formed to be switchable between a user mode and a debugging mode, for executing said primitive command in said user mode;

a debugging terminal provided on a chip including said central  
10 processing unit and connected to a single communications line for transferring said data in a half-duplex bidirectional manner; and

switching means for switching said central processing unit from said user mode to said debugging mode when a forced break is input through said debugging terminal.

## ABSTRACT

The present invention relates to a microcomputer that has fewer terminals that are necessary only for debugging, such as a terminal  
5 for inputting a forced break on a mass-produced chip, and electronic equipment and a debugging system that comprise the same. In a microcomputer (10) having a user mode and a debugging mode, an SIOD (16) functions as a terminal for inputting a signal for a forced  
10 break when in user mode, and it functions as a terminal for communicating debugging information when in debugging mode. When an external debugging tool (14) is not connected, the SIOD (16) is pulled up and held at high level, and the configuration is such that it can be set to any level (high or low) by connecting it to a debugging tool (14). The run mode is determined at a time of reset based on  
15 whether the SIOD (16) is high or low.

FIG. 1








FIG. 3





*FIG. 4A*

WHEN NO DEBUGGING TOOL IS CONNECTED

*FIG. 4B*

WHEN DEBUGGING TOOL IS CONNECTED




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7




FIG. 8

## MEMORY MAP IN DEBUGGING MODE




FIG. 9A

PROGRAM LOAD

$\left( \begin{array}{l} 80010h, 12 \text{ BYTES, ADD} \text{---, SUB} \text{---} \\ \text{AND} \text{---, OR} \text{---, XOR} \text{---, LD.W} \text{---} \end{array} \right) \Rightarrow \begin{array}{l} \text{WRITE}(80010h, \text{ADD} \text{---, SUB} \text{---}) \\ + \text{WRITE}(80014h, \text{ADD} \text{---, OR} \text{---}) \\ + \text{WRITE}(80018h, \text{XOR} \text{---, LD.W} \text{---}) \end{array}$

FIG. 9B

STEP EXECUTION

$\Rightarrow \begin{array}{l} \text{WRITE TO STEP EXECUTION ENABLE} \\ \text{BIT OF CONTROL REGISTER} \\ + \text{GO} \end{array}$

9 / 17

FIG. 9C

INTERNAL REGISTER READ  $\Rightarrow$  READ OF MONITOR RAM ON MEMORY MAP

FIG. 9D

BREAKPOINT SETTING

$\Rightarrow \begin{array}{l} \text{WRITE TO BREAK ENABLE BIT AND} \\ \text{BREAK ADDRESS BIT OF CONTROL} \\ \text{REGISTER} \end{array}$

FIG. 10




FIG. 11






FIG. 11 (con't)




FIG. 12A




FIG. 12B




FIG. 12C




FIG. 13




FIG. 14




FIG. 15




FIG. 15 (con't)




FIG. 16A




FIG. 16B




FIG. 16C




FIG.17A




FIG.17B





FIG.17C





PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Yoichi HIJIKATA

New U.S. National Stage of PCT/JP99/01649

Filed: November 29, 1999

Docket No.: 104822

For: MICROCOMPUTER, ELECTRONIC EQUIPMENT, AND DEBUGGING SYSTEM

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

Pursuant to 37 CFR §1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached PTO-1449. Unless otherwise indicated herein, one copy of each reference is attached. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

- ☒ 1. This Information Disclosure Statement is being filed (a) within three months of the U.S. filing date or the date of filing a CPA, OR (b) before the mailing date of a first Office Action on the merits in the present application. No certification or fee is required.
- ☐ 2. This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a Final Rejection or Notice of Allowance.
- ☐ a. I hereby certify that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(1).
- ☐ b. I hereby certify that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(2).
- ☐ c. Attached is our check no. \_\_\_\_\_ in the amount of \$240.00 in payment of the fee under 37 CFR §1.17(p). Please credit or debit Deposit Account No. 15-0461 as needed to ensure consideration of the disclosed information. Two duplicate copies of this paper are attached.

- ☐ 3. This Information Disclosure Statement is being filed more than three months after the U.S. filing date and after the mailing date of a Final Rejection or Notice of Allowance, but before payment of the Issue Fee. Applicant(s) hereby petition(s) that the Information Disclosure Statement be considered. Attached is our Check No. \_\_\_\_\_ in the amount of \$130.00 in payment of the petition fee under 37 CFR §1.17(i)(1). Please credit or debit Deposit Account No. 15-0461 as needed to ensure consideration of the disclosed information. Two duplicate copies of this paper are attached.
- ☐ a. I hereby certify that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(1).
- ☐ b. I hereby certify that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(2).
- ☒ 4. The references were cited in a counterpart foreign application. An English language version of the foreign search report is attached for the Examiner's information.

Respectfully submitted,



James A. Oliff  
Registration No. 27,075

Thomas J. Pardini  
Registration No. 30,411

JAO:TJP/epb

**OLIFF & BERRIDGE, PLC**  
**P.O. Box 19928**  
**Alexandria, Virginia 22320**  
**Telephone: (703) 836-6400**

<p><b>DEPOSIT ACCOUNT USE</b> <b>AUTHORIZATION</b> Please grant any extension necessary for entry; Charge any fee due to our Deposit Account No. 15-0461</p>
--

Form PTO-1449 (REV. 8-83)		US Dept. of Commerce <b>PATENT &amp; TRADEMARK OFFICE</b>		ATTY DOCKET NO. 104824		New U.S. National Stage of PCT/JP99/01649	
<b>INFORMATION DISCLOSURE STATEMENT</b>  (Use several sheets if necessary)				APPLICANT(S) Yoichi HUIKATA			
				FILING DATE November 29, 1999		GROUP	
<b>U.S. PATENT DOCUMENTS</b>							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	
	1	4,670,838	06/1987	Kawata			
<b>FOREIGN PATENT DOCUMENTS</b>							
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	
	2	59-146352	08/1984	Japan			
	3	2-110792	04/1990	Japan			
	4	3-81676	04/1991	Japan			
	5	9-34864	02/1997	Japan			
	6	63-4349	01/1983	Japan			
	7	2-82377	03/1990	Japan			
	8	3-20836	01/1991	Japan			
<b>OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)</b>							
<b>EXAMINER</b>					<b>DATE CONSIDERED</b>		
Examiner: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							

**PTO RECEIPT FOR FILING OF PAPERS**

**The following papers have been filed:**

PCT Trans.; Resp. to NOMR, #108460, (\$130), NOMR, exec. Dec.; Assign. Trans., #108461, (\$40), exec. Assgn.; Pre. Amend.; Req. for Appr. of Draw. Correcs.

**Name of Applicant:** Yoichi HIJIKATA


**Serial No.:** 09/424,670

**Atty. File No.:** 104824

**Title (New Cases):** MICROCOMPUTER, ELECTRONIC EQUIPMENT, AND  
DEBUGGING SYSTEM

**Sender's Initials:** JAO:TJP/kmc

2/23



**PATENT OFFICE DATE STAMP**

**COPY TO BE STAMPED BY PATENT OFFICE  
AND RETURNED BY MESSENGER**


39



UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office  
Address: ASSISTANT COMMISSIONER FOR PATENTS  
Box PCT  
Washington, D.C. 20231

U.S. APPLICATION NO.	FIRST NAMED APPLICANT	ATTY. DOCKET NO.
09/424670		104824

Oliff & Berridge, PLC  
P.O. Box 19928  
Alexandria, Virginia 22320



INTERNATIONAL APPLICATION NO.	
PCT/JP99/01649	
I.A. FILING DATE	PRIORITY DATE
31 mar 1999	31 mar 1999
DATE MAILED: APR 18 2000	

NOTIFICATION OF MISSING REQUIREMENTS UNDER 35 U.S.C. 371 IN THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US)

MAY 18, 2000  
MISSING PARTS

1. The following items have been submitted by the applicant or the IB to the United States Patent and Trademark Office as

- ☒ a Designated Office (37 CFR 1.494),
- ☐ an Elected Office (37 CFR 1.495):
- ☒ U.S. Basic National Fee.
- ☒ Copy of the international application in:
  - ☒ a non-English language.
  - ☐ English.
- ☒ Translation of the international application into English.
- ☐ Oath or Declaration of inventors(s) for DO/EO/US.
- ☐ Copy of Article 19 amendments.
- ☐ Translation of Article 19 amendments into English.
- ☐ The International Preliminary Examination Report in English and its Annexes, if any.
- ☐ Translation of Annexes to the International Preliminary Examination Report into English.
- ☐ Preliminary amendment(s) filed \_\_\_\_\_ and \_\_\_\_\_
- ☒ Information Disclosure Statement(s) filed 29 nov 1999 and \_\_\_\_\_
- ☐ Assignment document.
- ☐ Power of Attorney and/or Change of Address.
- ☐ Substitute specification filed \_\_\_\_\_
- ☐ Verified Statement Claiming Small Entity Status.
- ☒ Priority Document.
- ☒ Copy of the International Search Report ☒ and copies of the references cited therein.
- ☐ Other:

DOCKETED  
By JB on 4/21 2000  
and  
By CRP on 4/24 2000  
Oliff & Berridge

2. The following items **MUST** be furnished within the period set forth below in order to complete the requirements for acceptance under 35 U.S.C. 371:

- ☐ a. Translation of the application into English. Note a processing fee will be required if submitted later than the appropriate 20 or 30 months from the priority date.
  - ☐ The current translation is defective for the reasons indicated on the attached Notice of Defective Translation.
- ☐ b. Processing fee for providing the translation of the application and/or the Annexes later than the appropriate 20 or 30 months from the priority date (37 CFR 1.492(f)).
- ☒ c. Oath or declaration of the inventors, in compliance with 37 CFR 1.497(a) and (b), identifying the application by the international application number and international filing date.
  - ☐ The current oath or declaration does not comply with 37 CFR 1.497(a) and (b) for the reasons indicated on the attached PCT/DO/EO/917.
- ☒ d. Surcharge for providing the oath or declaration later than the appropriate 20 or 30 months from the priority date (37 CFR 1.492(e)).

3. Additional claim fees of \$ \_\_\_\_\_ as a ☐ large entity ☐ small entity, including any required multiple dependent claim fee, are required. Applicant must submit the additional claim fees or cancel the additional claims for which fees are due. See attached PTO-875.

**ALL OF THE ITEMS SET FORTH IN 2(a)-2(d) AND 3 ABOVE MUST BE SUBMITTED WITHIN ONE MONTH FROM THE DATE OF THIS NOTICE OR BY ☐ 21 OR ☐ 31 MONTHS FROM THE PRIORITY DATE FOR THE APPLICATION, WHICHEVER IS LATER. FAILURE TO PROPERLY RESPOND WILL RESULT IN ABANDONMENT.**

The time period set above may be extended by filing a petition and fee for extension of time under the provisions of 37 CFR 1.136(a).

4. Translation of the Annexes **MUST** be submitted no later than the time period set above or the annexes will be cancelled. Note processing fee will be required if submitted later than 30 months from the priority date.

5. ☐ The Article 19 amendments are cancelled since a translation was not provided by the appropriate 20 (37 CFR 494(d)) or 30 (37 CFR 1.495(d)) months from the priority date.

Applicant is reminded that any communication to the United States Patent and Trademark Office must be mailed to the address given in the heading and include the U.S. application no. shown above. (37 CFR 1.5)

**A copy of this notice *MUST* be returned with this response.**

Enclosed:  
☐ PCT/DO/EO/917 ☐ Notice of Defective Translation  
☐ PTO-875  
FORM PCT/DO/EO/905 (December 1997)

SHELBY VIGIL, PARALEGAL  
Telephone: 703-305-3653

SUHO

**PATENT APPLICATION**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Yoichi HIJIKATA

Attn: PCT Branch

Application No.: 09/424,670

Docket No.: 104824

Filed: November 29, 1999

For: MICROCOMPUTER, ELECTRONIC EQUIPMENT, AND DEBUGGING SYSTEM

**RESPONSE TO NOTIFICATION OF MISSING REQUIREMENTS**  
**UNDER 35 U.S.C 371 IN THE UNITED STATES**  
**DESIGNATED/ELECTED OFFICE (DO/EO/US)**  
**WITH DECLARATION**

Director of the U.S. Patent and Trademark Office  
Washington, D.C. 20231

Sir:


In response to the Notification of Missing Requirements Under 35 U.S.C 371 in the United States Designated/Elected Office (DO/EO/US) (copy attached) mailed on April 18, 2000, submitted herewith is the executed Declaration of the inventor. Any specification attached to and referenced in the Declaration is a copy of the specification and any amendments thereto which were filed in the Office in order to obtain a filing date for the application.

Attached is our Check No. 108460 for ☒\$130.00 ☐\$65.00 (small entity statement ☐ has been filed ☐ is attached) for the fee under 37 C.F.R. §1.492(e).

Entry of these documents should complete all of the filing formalities and fully satisfy all requirements of the Notification of Missing Requirements. Accordingly, prompt issuance of a Notification of Acceptance and Official Filing Receipt, and prompt examination and allowance of this application are respectfully solicited.

The Director is hereby authorized to charge any additional fee (or credit any overpayment) associated with this communication to Deposit Account No. 15-0461. Two duplicate copies of this paper are attached.

Respectfully submitted,



James A. Oliff  
Registration No. 27,075

Thomas J. Pardini  
Registration No. 30,411

JAO:TJP/kmc  
Date: May 11, 2000

OLIFF & BERRIDGE, PLC  
P.O. Box 19928  
Alexandria, Virginia 22320  
Telephone: (703) 836-6400

**DEPOSIT ACCOUNT USE  
AUTHORIZATION**

Please grant any extension  
necessary for entry;  
Charge any fee due to our  
Deposit Account No. 15-0461

Seiko Epson Ref. No.: F004455US00

Attorney's Ref. No.: 104824

## Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

## Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は、下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

マイクロコンピュータ、電子機器及びデバッグシステムMICROCOMPUTER, ELECTRONIC EQUIPMENT, AND  
DEBUGGING SYSTEM

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☒ 1999年11月29日に提出され、米国出願番号または特許協定条約 国際出願番号を 09/424,670 とし、（該当する場合） \_\_\_\_\_ に訂正されました。☒ was filed on November 29, 1999 as United States Application Number or PCT International Application Number 09/424,670 and was amended on \_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

## Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも1ヶ国を指定している特許協力条約365条(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

### Prior Foreign Application(s)

外国での先行出願

Priority Not Claimed

優先権主張なし

10-103720

(Number)

(番号)

Japan

(Country)

(国名)

March 31, 1998

(Day/Month/Year Filed)

(出願年月日)

☐

(Number)

(番号)

(Country)

(国名)

(Day/Month/Year Filed)

(出願年月日)

☐

私は、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119 (e) of any United States provisional application(s) listed below.

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

私は下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1章56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365 (c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application:

PCT/JP99/01649

(Application No.)

(出願番号)

March 31, 1999

(Filing Date)

(出願日)

Pending

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私が入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.



## Japanese Language Declaration

(日本語宣言書)

委任状: 私は、下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

James A. Oliff, (Reg. 27,075)  
William P. Berridge, (Reg. 30,024)  
Kirk M. Hudson, (Reg. 27,562)  
Thomas J. Pardini, (Reg. 30,411)  
Edward P. Walker, (Reg. 31,450)  
Robert A. Miller, (Reg. 32,771)  
Mario A. Costantino, (Reg. 33,565)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

James A. Oliff, (Reg. 27,075)  
William P. Berridge, (Reg. 30,024)  
Kirk M. Hudson, (Reg. 27,562)  
Thomas J. Pardini, (Reg. 30,411)  
Edward P. Walker, (Reg. 31,450)  
Robert A. Miller, (Reg. 32,771)  
Mario A. Costantino, (Reg. 33,565)

## 書類送付先:

OLIFF & BERRIDGE, PLC  
P.O. Box 19928  
Alexandria, Virginia 22320

## Send Correspondence to:

OLIFF & BERRIDGE, PLC  
P.O. Box 19928  
Alexandria, Virginia 22320

## 直接電話連絡先: (名前及び電話番号)

OLIFF & BERRIDGE, PLC  
(703) 836-6400

## Direct Telephone Calls to: (name and telephone number)

OLIFF & BERRIDGE, PLC  
(703) 836-6400

## 唯一または第一発明者名

土方 陽一

## Full name of sole or first inventor

Yoichi HIJIKATA

## 発明者の署名

土方 陽一

## 日付

2000年5月8日

## Inventor's signature

Yoichi Hijikata

## Date

May 8, 2000

## 住所

日本国, 長野県, 茅野市

## Residence

Chino-shi, Nagano-ken, Japan

## 国籍

日本

## Citizenship

Japan

## 私書箱

392-8502 日本国長野県諏訪市大和3丁目3番5号  
セイコーエプソン株式会社内

## Post Office Address

c/o Seiko Epson Corporation  
3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan

## 第二共同発明者

## Full name of second joint inventor, if any

## 第二共同発明者の署名

## 日付

## Second inventor's signature

## Date

## 住所

日本国, \_\_\_\_\_, \_\_\_\_\_

## Residence

\_\_\_\_\_, Japan

## 国籍

日本

## Citizenship

Japan

## 私書箱

392-8502 日本国長野県諏訪市大和3丁目3番5号  
セイコーエプソン株式会社内

## Post Office Address

c/o Seiko Epson Corporation  
3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)